1
0
mirror of https://github.com/rcore-os/rCore.git synced 2024-11-25 01:16:18 +04:00
Rust version of THU uCore OS. Linux compatible.
Go to file
gjz010 da028c1f10 Added virtual memory support for aarch64 and x86_64.
1. Memory mapping at KSEG2_START(0xffff_fe80_0000_0000) will now be visible to all processes.
   This feature is required by Loadable Kernel Module when mapping kernel module into memory.
2. Wrapping PageTableImpl::active() into ManuallyDrop, so that no extra "mem::forget" is required.
3. Added PageTableImpl::kernel_table(). This function is the same as active() on x86_64, but not the same on aarch64.
2019-06-07 15:57:18 +08:00
bootloader aarch64: speed up page table map/unmap 2019-05-21 00:46:12 +08:00
crate Use MaybeUninit for uninitialized 2019-05-22 14:23:04 +08:00
docs add figure for some important rcore structures 2019-04-28 00:11:54 +08:00
kernel Added virtual memory support for aarch64 and x86_64. 2019-06-07 15:57:18 +08:00
tests Fix riscv32 testing 2019-05-03 15:17:06 +08:00
tools stage debug code for output 2019-05-02 21:32:19 +08:00
user@e493f65dfa Format code and update debug code 2019-06-03 09:33:02 +08:00
.gitignore Added virtual memory support for aarch64 and x86_64. 2019-06-07 15:57:18 +08:00
.gitmodules replace riscv-pk by OpenSBI ! 2019-04-20 00:15:55 +08:00
.travis.yml replace gnu binutils with cargo-binutils 2019-04-12 00:23:34 +08:00
Cargo.toml move bit-allocator and rcore-thread crate to remote 2019-04-04 12:45:55 +08:00
LICENSE update README. add LICENSE 2018-12-02 22:19:32 +08:00
README.md Update README 2019-05-09 11:01:48 +08:00
rust-toolchain Format code and update debug code 2019-06-03 09:33:02 +08:00

rCore

Build Status

Rust version of THU uCore OS Plus.

Going to be the next generation teaching operating system.

Supported architectures: x86_64, RISCV32/64, AArch64, MIPS32

Tested boards: QEMU, HiFive Unleashed, x86_64 PC (i5/i7), Raspberry Pi 3B+, Kendryte K210 and FPGA running Rocket Chip / TrivialMIPS

demo

Building

Environment

See Travis script for details.

How to run

$ rustup component add rust-src llvm-tools-preview
$ cargo install cargo-binutils
$ cargo install cargo-xbuild --force
$ cargo install bootimage --version 0.5.7 --force
$ git clone https://github.com/rcore-os/rCore.git --recursive
$ cd rCore/user
$ make sfsimg arch={riscv32,riscv64,x86_64,aarch64,mipsel} # requires $(arch)-linux-musl-gcc
$ cd ../kernel
$ make run arch={riscv32,riscv64,x86_64,aarch64,mipsel} mode=release
$ make run arch=x86_64 mode=release pci_passthru=0000:00:00.1 # for ixgbe real nic, find its pci (bus, dev, func) first

Maintainers

Module Maintainer
x86_64 @wangrunji0408
RISC-V @jiegec
ARM (Raspi3) @equation314
MIPS @Harry_Chen @miskcoo
Memory, Process, File System @wangrunji0408
Network with drivers @jiegec
GUI @equation314

History

This is a project of THU courses:

Reports and Dev docs (in Chinese)

It's based on BlogOS , a demo project in the excellent tutorial Writing an OS in Rust (First Edition).

License

The source code is dual-licensed under MIT or the Apache License (Version 2.0).