andrey/rCore
1
0
Fork 0
mirror of https://github.com/rcore-os/rCore.git synced 2024-11-23 00:16:17 +04:00
Code Issues Projects Releases Wiki Activity
Rust version of THU uCore OS. Linux compatible.
562 Commits 6 Branches 1 Tag 15 MiB
Rust 86.3%
Python 10.9%
Makefile 1%
Assembly 0.9%
Shell 0.7%
Other 0.2%
9d803e87d9
Go to file
lcy1996 9d803e87d9 replace some unwrap() and comment the cow pgfault handler
2018-11-17 16:25:24 +08:00
crate replace some unwrap() and comment the cow pgfault handler 2018-11-17 16:25:24 +08:00
docs move g4 docs 2018-11-17 13:07:52 +08:00
kernel replace some unwrap() and comment the cow pgfault handler 2018-11-17 16:25:24 +08:00
riscv-pk Code Transplanting: Blocking getchar 2018-11-08 19:40:28 +08:00
user Merge branch 'dev' into g4-merge 2018-11-16 18:58:29 +08:00
.gitignore Add Cargo.lock to gitignore. 2018-10-04 21:44:25 +08:00
.travis.yml Update travis 2018-11-10 21:53:07 +08:00
README.md Use rust-lld for RV32. Remove riscv git submodule. 2018-10-30 13:30:20 +08:00
status.md Update report 2018-06-15 11:50:51 +08:00

README.md

RustOS

Build Status

Rust port for uCore OS, supporting x86_64 and riscv32i.

Dev docs (in Chinese)

Summary

This is a project of THU Operating System (2018 Spring) && Comprehensive Experiment of Computer System (2018 Summer).

Project wiki (internal access only): OS, CECS

Reports (in Chinese): MidReport, FinalReport, RISCV port note

The initial goal is to write a mini OS in Rust with multi-core support. More specifically, it would start from the post of the Writing an OS in Rust series, then reimplement xv6-x86_64 in Rust style.

In fact, it's more complicated than we expected to write an OS starting from scratch. So by the end of OS course, we only finished rewriting ucore_os_lab, without multi-core support. Then as a part of CECS project, we ported it from x86_64 to RISCV32I, and made it work on our FPGA CPU.

Building

Environment

How to run

rustup component add rust-src
cargo install cargo-xbuild bootimage

git clone https://github.com/wangrunji0408/RustOS.git
cd RustOS/kernel
rustup override set nightly-2018-09-18
make run arch=riscv32|x86_64
# For FPGA: 
# make run arch=riscv32 board=1

License

The source code is dual-licensed under MIT or the Apache License (Version 2.0).