andrey/rCore
1
0
Fork 0
mirror of https://github.com/rcore-os/rCore.git synced 2024-11-22 16:16:16 +04:00
Code Issues Projects Releases Wiki Activity
Rust version of THU uCore OS. Linux compatible.
728 Commits 6 Branches 1 Tag 15 MiB
Rust 86.3%
Python 10.9%
Makefile 1%
Assembly 0.9%
Shell 0.7%
Other 0.2%
190711fbc2
Go to file
WangRunji 190711fbc2 yet another riscv atomic fix
2019-01-01 01:40:34 +08:00
crate fix interrupt in process crate 2018-12-31 22:49:28 +08:00
docs add OS2ATC slides. update README 2018-12-16 11:47:33 +08:00
kernel yet another riscv atomic fix 2019-01-01 01:40:34 +08:00
riscv-pk@f4ec45a908 another temporary 2018-12-26 09:54:14 +08:00
tools move user img, remove useless files 2018-12-02 21:18:37 +08:00
user let Makefile support riscv64 2018-12-28 23:35:50 +08:00
.gitignore user: link created SFS image in kernel 2018-11-29 17:33:31 +08:00
.gitmodules update 'riscv-pk' to upstream submodule 2018-11-29 00:00:52 +08:00
.travis.yml let Makefile support riscv64 2018-12-28 23:35:50 +08:00
LICENSE update README. add LICENSE 2018-12-02 22:19:32 +08:00
README.md add OS2ATC slides. update README 2018-12-16 11:47:33 +08:00
status.md update README 2018-11-20 01:29:44 +08:00

README.md

RustOS

Build Status

Rust version of THU uCore OS.

Going to be the next generation teaching operating system.

Supported architectures: x86_64, RISCV32IMA(S/M), AArch64

Tested boards: QEMU, labeled-RISCV, Raspberry Pi 3B+

Dev docs (in Chinese)

demo

Summary

This is a project of THU courses:

  • Operating System (2018 Spring)
  • Comprehensive Experiment of Computer System (2018 Summer)
  • Operating System Train (2018 Autumn)

Project wiki (internal access only): OS, CECS, OST

Reports (in Chinese): docs

The initial goal is to write a mini OS in Rust with multi-core support. More specifically, it would start from the post of the Writing an OS in Rust series, then reimplement xv6-x86_64 in Rust style.

In fact, it's more complicated than we expected to write an OS starting from scratch. So by the end of OS course, we only finished rewriting ucore_os_lab, without multi-core support. Then as a part of CECS project, we ported it from x86_64 to RISCV32I, and made it work on our FPGA CPU.

Building

Environment

How to run

rustup component add rust-src
cargo install cargo-xbuild bootimage

git clone https://github.com/wangrunji0408/RustOS.git --recursive
cd RustOS/kernel
rustup override set nightly
make run arch=riscv32|x86_64|aarch64

License

The source code is dual-licensed under MIT or the Apache License (Version 2.0).