1
0
mirror of https://github.com/rcore-os/rCore.git synced 2024-11-25 01:16:18 +04:00

Re-generate riscv patch on newer nightly

This commit is contained in:
jiegec 2020-06-15 17:47:44 +08:00
parent 18f862ca48
commit 59428269c7

View File

@ -1,21 +1,12 @@
*** atomic.rs.orig Fri Jan 17 23:48:15 2020
--- atomic.rs Wed Jan 29 11:49:55 2020
***************
*** 158,165 ****
--- atomic.rs.orig 2020-06-15 17:40:17.961539834 +0800
+++ atomic.rs 2020-06-15 17:40:19.621514382 +0800
@@ -156,8 +156,12 @@
/// [`bool`]: ../../../std/primitive.bool.html
#[cfg(target_has_atomic_load_store = "8")]
#[stable(feature = "rust1", since = "1.0.0")]
! #[repr(C, align(1))]
pub struct AtomicBool {
v: UnsafeCell<u8>,
}
--- 158,169 ----
/// [`bool`]: ../../../std/primitive.bool.html
#[cfg(target_has_atomic_load_store = "8")]
#[stable(feature = "rust1", since = "1.0.0")]
! #[cfg_attr(any(target_arch = "riscv32", target_arch = "riscv64"), repr(C, align(4)))]
! #[cfg_attr(not(any(target_arch = "riscv32", target_arch = "riscv64")), repr(C, align(1)))]
-#[repr(C, align(1))]
+#[cfg_attr(any(target_arch = "riscv32", target_arch = "riscv64"), repr(C, align(4)))]
+#[cfg_attr(not(any(target_arch = "riscv32", target_arch = "riscv64")), repr(C, align(1)))]
pub struct AtomicBool {
+ #[cfg(any(target_arch = "riscv32", target_arch = "riscv64"))]
+ v: UnsafeCell<u32>,
@ -23,14 +14,12 @@
v: UnsafeCell<u8>,
}
***************
*** 312,317 ****
--- 316,375 ----
@@ -310,6 +314,60 @@
pub const ATOMIC_BOOL_INIT: AtomicBool = AtomicBool::new(false);
#[cfg(target_has_atomic_load_store = "8")]
+ #[cfg(any(target_arch = "riscv32", target_arch = "riscv64"))]
+ impl AtomicBool {
+#[cfg(any(target_arch = "riscv32", target_arch = "riscv64"))]
+impl AtomicBool {
+ ///
+ #[inline]
+ #[stable(feature = "rust1", since = "1.0.0")]
@ -79,10 +68,10 @@
+ Err(x) => Err(x != 0),
+ }
+ }
+ }
+}
+
+ #[cfg(target_has_atomic_load_store = "8")]
+ #[cfg(not(any(target_arch = "riscv32", target_arch = "riscv64")))]
+#[cfg(target_has_atomic_load_store = "8")]
+#[cfg(not(any(target_arch = "riscv32", target_arch = "riscv64")))]
impl AtomicBool {
/// Creates a new `AtomicBool`.
///