Wladimir J. van der Laan
|
1e3cf00aed
|
rust: Add comment
|
2020-06-19 15:43:29 +00:00 |
|
Wladimir J. van der Laan
|
70d200a03c
|
rust: Resurrect interrupt test for second core
It was disabled at some point because something in riscv-rt changed
and it no longer worked. Restore the testing in a more robust way.
|
2020-06-03 16:10:41 +00:00 |
|
Wladimir J. van der Laan
|
f4888ee0ef
|
rust: Add MMU test
|
2020-06-02 21:13:23 +00:00 |
|
Wladimir J. van der Laan
|
67078f6242
|
rust: Fixes for newer dependencies
|
2020-06-02 21:07:54 +00:00 |
|
Wladimir J. van der Laan
|
9bdf7ea2df
|
rust: Factor PLL computation out from sysctl
If you need to have mystery meat algorithms, at least abstract
them.
|
2019-08-21 08:49:41 +00:00 |
|
Wladimir J. van der Laan
|
d7eb8dd0e8
|
rust: sysctl PLL setting
Port over the terrible PLL frequency setting code, and use it to set up
the clocks for every demo.
|
2019-08-20 21:18:23 +00:00 |
|
Wladimir J. van der Laan
|
b6b5d13b0c
|
rust: Add interrupt test
really want to handle UART interrupts so this needs PLIC
and dispatching but this is a start…
|
2019-08-14 18:35:38 +00:00 |
|