mirror of
https://github.com/helix-editor/helix.git
synced 2024-11-23 01:46:18 +04:00
685ae2365a
Simple highlight query file with keywords and builtin types matching. Many VHDL types however are defined in std libraries which do not currently get matched on. This is because the grammar doesn't consider them builtin types.
339 lines
3.9 KiB
Scheme
339 lines
3.9 KiB
Scheme
(comment) @comment
|
|
|
|
; Keywords
|
|
[
|
|
; vhdl 08
|
|
"abs"
|
|
"access"
|
|
"after"
|
|
"alias"
|
|
"all"
|
|
"and"
|
|
"architecture"
|
|
"array"
|
|
"assert"
|
|
"attribute"
|
|
"begin"
|
|
"block"
|
|
"body"
|
|
"buffer"
|
|
"bus"
|
|
"case"
|
|
"component"
|
|
"configuration"
|
|
"constant"
|
|
"disconnect"
|
|
"downto"
|
|
"else"
|
|
"elsif"
|
|
"end"
|
|
"entity"
|
|
"exit"
|
|
"file"
|
|
"for"
|
|
"function"
|
|
"generic"
|
|
"group"
|
|
"guarded"
|
|
"if"
|
|
"impure"
|
|
"in"
|
|
"inertial"
|
|
"inout"
|
|
"is"
|
|
"label"
|
|
"library"
|
|
"linkage"
|
|
"literal"
|
|
"loop"
|
|
"map"
|
|
"mod"
|
|
"nand"
|
|
"new"
|
|
"next"
|
|
"nor"
|
|
"not"
|
|
"null"
|
|
"of"
|
|
"on"
|
|
"open"
|
|
"or"
|
|
"others"
|
|
"out"
|
|
"package"
|
|
"port"
|
|
"postponed"
|
|
"procedure"
|
|
"process"
|
|
"protected"
|
|
"pure"
|
|
"range"
|
|
"record"
|
|
"register"
|
|
"reject"
|
|
"rem"
|
|
"report"
|
|
"return"
|
|
"rol"
|
|
"ror"
|
|
"select"
|
|
"severity"
|
|
"shared"
|
|
"signal"
|
|
"sla"
|
|
"sll"
|
|
"sra"
|
|
"srl"
|
|
"subtype"
|
|
"then"
|
|
"to"
|
|
"transport"
|
|
"type"
|
|
"unaffected"
|
|
"units"
|
|
"until"
|
|
"use"
|
|
"variable"
|
|
"wait"
|
|
"when"
|
|
"while"
|
|
"with"
|
|
"xnor"
|
|
"xor"
|
|
; vhdl 08
|
|
"context"
|
|
"force"
|
|
"property"
|
|
"release"
|
|
"sequence"
|
|
] @keyword
|
|
|
|
[
|
|
; vhdl 02
|
|
"boolean"
|
|
"bit"
|
|
"bit_vector"
|
|
;"character"
|
|
;"severity_level"
|
|
;"integer"
|
|
;"real"
|
|
;"time"
|
|
;"natural"
|
|
;"positive"
|
|
"string"
|
|
;"line"
|
|
;"text"
|
|
;"side"
|
|
;"unsigned"
|
|
;"signed"
|
|
;"delay_length"
|
|
;"file_open_kind"
|
|
;"file_open_status"
|
|
;"std_logic"
|
|
;"std_logic_vector"
|
|
;"std_ulogic"
|
|
;"std_ulogic_vector"
|
|
; vhdl 08
|
|
;"boolean_vector"
|
|
;"integer_vector"
|
|
;"real_vector"
|
|
;"time_vector"
|
|
; math types
|
|
;"complex"
|
|
;"complex_polar"
|
|
;"positive_real"
|
|
;"principal_value"
|
|
] @type.builtin
|
|
|
|
[
|
|
; vhdl 02
|
|
"base"
|
|
"left"
|
|
"right"
|
|
"high"
|
|
"low"
|
|
"pos"
|
|
"val"
|
|
"succ"
|
|
"pred"
|
|
"leftof"
|
|
"rightof"
|
|
"range"
|
|
"reverse_range"
|
|
"length"
|
|
"delayed"
|
|
"stable"
|
|
"quiet"
|
|
"transaction"
|
|
"event"
|
|
"active"
|
|
"last_event"
|
|
"last_active"
|
|
"last_value"
|
|
"driving"
|
|
"driving_value"
|
|
"ascending"
|
|
"value"
|
|
"image"
|
|
"simple_name"
|
|
"instance_name"
|
|
"path_name"
|
|
;"foreign"
|
|
; vhdl 08
|
|
"instance_name"
|
|
"path_name"
|
|
] @attribute
|
|
|
|
;[
|
|
; vhdl 02
|
|
;"now"
|
|
;"resolved"
|
|
;"rising_edge"
|
|
;"falling_edge"
|
|
;"read"
|
|
;"readline"
|
|
;"hread"
|
|
;"oread"
|
|
;"write"
|
|
;"writeline"
|
|
;"hwrite"
|
|
;"owrite"
|
|
;"endfile"
|
|
;"resize"
|
|
;"is_X"
|
|
;"std_match"
|
|
;"shift_left"
|
|
;"shift_right"
|
|
;"rotate_left"
|
|
;"rotate_right"
|
|
;"to_unsigned"
|
|
;"to_signed"
|
|
;"to_integer"
|
|
;"to_stdLogicVector"
|
|
;"to_stdULogic"
|
|
;"to_stdULogicVector"
|
|
;"to_bit"
|
|
;"to_bitVector"
|
|
;"to_X01"
|
|
;"to_X01Z"
|
|
;"to_UX01"
|
|
;"to_01"
|
|
;"conv_unsigned"
|
|
;"conv_signed"
|
|
;"conv_integer"
|
|
;"conv_std_logic_vector"
|
|
;"shl"
|
|
;"shr"
|
|
;"ext"
|
|
;"sxt"
|
|
;"deallocate"
|
|
; vhdl 08
|
|
;"finish"
|
|
;"flush"
|
|
;"justify"
|
|
;"maximum"
|
|
;"minimum"
|
|
;"resolution_limit"
|
|
;"stop"
|
|
;"swrite"
|
|
;"tee"
|
|
;"to_binarystring"
|
|
;"to_bstring"
|
|
;"to_hexstring"
|
|
;"to_hstring"
|
|
;"to_octalstring"
|
|
;"to_ostring"
|
|
;"to_string"
|
|
; vhdl math
|
|
;"arccos"
|
|
;"arccosh"
|
|
;"arcsin"
|
|
;"arcsinh"
|
|
;"arctan"
|
|
;"arctanh"
|
|
;"arg"
|
|
;"cbrt"
|
|
;"ceil"
|
|
;"cmplx"
|
|
;"complex_to_polar"
|
|
;"conj"
|
|
;"cos"
|
|
;"cosh"
|
|
;"exp"
|
|
;"floor"
|
|
;"get_principal_value"
|
|
;"log"
|
|
;"log10"
|
|
;"log2"
|
|
;"polar_to_complex"
|
|
;"realmax"
|
|
;"realmin"
|
|
;"round"
|
|
;"sign"
|
|
;"sin"
|
|
;"sinh"
|
|
;"sqrt"
|
|
;"tan"
|
|
;"tanh"
|
|
;"trunc"
|
|
;"uniform"
|
|
;] @function.builtin
|
|
|
|
; Operators
|
|
[
|
|
"+"
|
|
"-"
|
|
"*"
|
|
"/"
|
|
"**"
|
|
"abs"
|
|
"not"
|
|
"mod"
|
|
"rem"
|
|
"&"
|
|
"sll"
|
|
"srl"
|
|
"sla"
|
|
"sra"
|
|
"rol"
|
|
"ror"
|
|
"="
|
|
"/="
|
|
"?="
|
|
"?/="
|
|
"?<"
|
|
"?<="
|
|
"?>"
|
|
"?>="
|
|
"<"
|
|
"<="
|
|
">"
|
|
">="
|
|
"and"
|
|
"or"
|
|
"nand"
|
|
"nor"
|
|
"xor"
|
|
"xnor"
|
|
":="
|
|
"<="
|
|
"??"
|
|
] @operator
|
|
|
|
[
|
|
";"
|
|
","
|
|
] @punctuation.delimiter
|
|
|
|
[
|
|
"("
|
|
")"
|
|
"'"
|
|
] @punctuation.bracket
|
|
|
|
(full_type_declaration "type" name: (identifier) @type)
|
|
(signal_declaration "signal" (identifier_list) @variable)
|
|
(variable_declaration "variable" (identifier_list) @variable)
|
|
(constant_declaration "constant" (identifier_list) @variable)
|
|
|